[Skiboot] [PATCH 2/3] pci: Trivial typo fixes
Andrew Donnellan
andrew.donnellan at au1.ibm.com
Thu Aug 17 16:12:26 AEST 2017
Reviewed-by: Andrew Donnellan <andrew.donnellan at au1.ibm.com>
On 17/08/17 16:04, Russell Currey wrote:
> Signed-off-by: Russell Currey <ruscur at russell.cc>
> ---
> core/pci.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/core/pci.c b/core/pci.c
> index 32767db5..a709e27f 100644
> --- a/core/pci.c
> +++ b/core/pci.c
> @@ -531,7 +531,7 @@ static bool pci_bridge_wait_link(struct phb *phb,
> }
>
> /*
> - * If link state reporting isn't supported, wait 10 seconds
> + * If link state reporting isn't supported, wait 1 second
> * if the downstream link was ever resetted.
> */
> if (!(link_cap & PCICAP_EXP_LCAP_DL_ACT_REP)) {
> @@ -556,7 +556,7 @@ static bool pci_bridge_wait_link(struct phb *phb,
> }
>
> if (!(link_sts & PCICAP_EXP_LSTAT_DLLL_ACT)) {
> - PCIERR(phb, pd->bdfn, "Timeout waitingfor downstream link\n");
> + PCIERR(phb, pd->bdfn, "Timeout waiting for downstream link\n");
> return false;
> }
>
>
--
Andrew Donnellan OzLabs, ADL Canberra
andrew.donnellan at au1.ibm.com IBM Australia Limited
More information about the Skiboot
mailing list