[Skiboot] [PATCH] phb3: Trick to allow control of the PCIe link width and speed
stewart at linux.vnet.ibm.com
Thu Dec 8 12:59:01 AEDT 2016
Benjamin Herrenschmidt <benh at kernel.crashing.org> writes:
> This implements a hook inside OPAL that catches 16 and 32 bit writes
> to the link status register of the PHB.
> It allows you to write a new speed or a new width, and OPAL will then
> cause the PHB to renegociate.
As discussed f2f, merged to master as of
OPAL Architect, IBM.
More information about the Skiboot