MCTP LPC FW binding

[Govert Overgaauw]

Hello,

I was wondering if anyone is/was successful in using the MCTP over LPC binding with an intel platform? I read through the documents, it seems to me the binding was designed to use LPC firmware cycles. To me it is unclear if the ast2500 supports memory cycles on the LPC2AHB bridge (datasheet seems to list it in the features, not much explanation).  The problem is that the C620 chipset doesn't support firmware cycles (only memory and I/O cycles). And having a properly mapped window in the C620 chipset and reserved memory in Linux. Writing and Reading to it only returns ('1s').

Writing a simple test on x86 that keeps writing a value to the mapped registers, seems to trigger LAD[3:1] = 0xF readout on the BMC LPC host controller register 0 (that has some debug registers to see the state of the LPC bus). 0xF is the stop frame of a standard LPC memory cycle.

Kind Regards,

Govert Overgaauw

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20220311/26cdefc3/attachment-0001.htm>