[PATCH 4/4] pinctrl: aspeed-g5: Fix LPC register offsets

Andrew Jeffery andrew at aj.id.au
Thu Oct 1 10:42:30 AEST 2020

On Tue, 29 Sep 2020, at 22:12, Linus Walleij wrote:
> On Fri, Sep 11, 2020 at 5:47 AM Chia-Wei, Wang
> <chiawei_wang at aspeedtech.com> wrote:
> > The LPC register offsets are fixed to adapt to the LPC DTS change,
> > where the LPC partitioning is removed.
> >
> > Signed-off-by: Chia-Wei, Wang <chiawei_wang at aspeedtech.com>
> I can apply this one patch if I get a review from one of the
> Aspeed pinctrl maintainer.
> Andrew?

There needs to be a v2 of the series that fixes the binding documentation, 
which will drive some discussion about backwards compatibility. So lets not 
apply this patch just yet.

Thanks for touching base!


More information about the openbmc mailing list