FIQ handler for aspeed

[subha keshavaraj]

Hi, 
   I am having trouble with invoking fiq handler on my FPGA watchdog timing out. I have already done the aspeed register initializations in u-boot and verified fiq is generated with a hardware probe. 
Is there any sample code for setting up the fiq handler for aspeed 2500 g5 SOC? Any pointers would be helpful.
Thanks,Subha.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20181005/0cec0ef6/attachment-0001.html>