How to configure Clock Stop Control Register

[Henbin Chang]

Hi,

I found 'SCU0C[8] Stop LCLK' was set after boot into Kernel.

Could anyone share how/where I should configure the Clock Stop Control
Register?

Thanks your help.

-Henbin
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20180606/5d36b894/attachment.html>