[PATCH linux dev-4.13 3/3] soc: aspeed-lpc-ctrl: Enable FWH cycles

Joel Stanley joel at jms.id.au
Fri Feb 9 12:48:32 AEDT 2018

On Thu, Feb 8, 2018 at 6:22 PM, Andrew Jeffery <andrew at aj.id.au> wrote:
> On Thu, 2018-02-08 at 16:07 +1030, Joel Stanley wrote:
>> +#define HICR5 0x0
>> +#define HICR5_ENL2H  BIT(8)
> Shouldn't we be setting this at the same time as HICR5_ENFWH below?

In our testing we didn't require it.

Lei, can you double check that the patch works from a power cycle
without setting bit 8 in 0x1e789080?



More information about the openbmc mailing list