[RFC/PATCH 14/16] MPIC MSI backend
paulus at samba.org
Sat Jan 27 09:46:11 EST 2007
Eric W. Biederman writes:
> I believe the ppc model is to allocate an interrupt source on their
> existing interrupt controller and use that instead of the normal x86
> case of having the MSI interrupt go transparently to the cpu.
Do you mean that x86 cpus themselves can actually be the target of a
write on the bus? That's the first time I've heard of the CPU itself
being a target for a bus operation.
Or do you mean there is some piece of hardware in the northbridge (or
elsewhere) that accepts the MSI message writes and asserts an
interrupt line to the CPU? That is basically what we have on PPC.
More information about the Linuxppc-dev