[PATCH 1/5] PowerPC 74xx: Katana Qp device tree
Mark A. Greer
mgreer at mvista.com
Wed Dec 5 04:35:44 EST 2007
On Tue, Dec 04, 2007 at 08:28:57PM +0300, Andrei Dolnikov wrote:
> Mark A. Greer wrote:
> >On Tue, Dec 04, 2007 at 07:52:50AM +1100, Benjamin Herrenschmidt wrote:
> >
> >>> #address-cells = <1>;
> >>>+ #size-cells = <1>;
> >>>+ model = "Katana-Qp"; /* Default */
> >>>+ compatible = "emerson,Katana-Qp";
> >>>+ coherency-off;
> >>>+
> >>>
> >>What do that mean (coherency-off) ?
> >>
> >>Somebody is trying again to use a 74xx with non cache coherent DMA ?
> >>
> >
> >Hi Ben.
> >
> >I suspect Andrei got that from the prpmc2800 dts which I made so I'll
> >jump in. (BTW, this is the same debate we have every year or two. :)
> >
> >By looking at the dts, that board has an mv64460 which has a couple
> >issues when it comes to coherency (depending on the rev of the chip).
> >
> >One is about not being able to use DCBST instructions with coherency on
> >and the other is about limiting the length of one of the traces (which
> >at least one board manufacturer that I know of refuses to implement).
> >The first one is supposed to be fixed by rev A1 of the part and the second
> >is supposed to be fixed by rev B0 of the part. I don't know what rev(s)
> >are on the board(s) Andrei is using. If its B0 or later, in theory, the
> >part should work with coherency on.
> >
> >Andrei, have you tested with coherency on?
> >
> Yes, I tested it with "coherency on", but it didn't work.
>
> I checked chip revisions on all boards I have and they all are >=
> mv64_4_60 B0.
FWIW, this is consistent with what I see.
Mark
More information about the Linuxppc-dev
mailing list