something about storage attribute control(SAC) register

[Alan Wang]

hi,
    in PPC401GF, there is 4G addressing space. so in SAC register, each bit
control a block of 128M. But in pratice, embedded system do not have so many
memory. Even one bit of SAC register(128M) seems too big. does anyone know
why IBM design it like this? under the condition of no address translation
available, if 32-bit address pratical?

regards,
Wang


[[ This message was sent via the linuxppc-dev mailing list.  Replies are ]]
[[ not  forced  back  to the list, so be sure to Cc linuxppc-dev if your ]]
[[ reply is of general interest. Please check http://lists.linuxppc.org/ ]]
[[ and http://www.linuxppc.org/ for useful information before posting.   ]]