[PATCH 1/2] ARM: dts: aspeed: catalina: update pdb board cpld ioexp linename
Andrew Jeffery
andrew at codeconstruct.com.au
Fri Nov 8 10:37:31 AEDT 2024
On Thu, 2024-11-07 at 19:22 +0800, Potin Lai wrote:
> On Thu, Nov 7, 2024 at 7:41 AM Andrew Jeffery
> <andrew at codeconstruct.com.au> wrote:
> >
> > On Wed, 2024-11-06 at 16:58 +0800, Potin Lai wrote:
> > > Update the GPIO linename of each PDB CPLD IO expander based on
> > > latest
> > > CPLD firmware.
> >
> > What version is the latest CPLD firmware? What was the previous
> > version
> > with the old pin assignments?
>
> Because the hardware changes from EVT to DVT, the CPLD firmware
> reallocated the IOEXP pin mapping in DVT version.
> I will add more description into the commit message in the next
> version.
If you have different revisions of the board, it would seem sensible to
have separate devicetrees, one for each, rather than constantly
evolving one devicetree? Tack on an `-evt`/`-dvt` suffix as required?
More information about the Linux-aspeed
mailing list