[PATCH 1/2] ARM: dts: aspeed: catalina: update pdb board cpld ioexp linename
Potin Lai
potin.lai.pt at gmail.com
Thu Nov 7 22:22:13 AEDT 2024
On Thu, Nov 7, 2024 at 7:41 AM Andrew Jeffery
<andrew at codeconstruct.com.au> wrote:
>
> On Wed, 2024-11-06 at 16:58 +0800, Potin Lai wrote:
> > Update the GPIO linename of each PDB CPLD IO expander based on latest
> > CPLD firmware.
>
> What version is the latest CPLD firmware? What was the previous version
> with the old pin assignments?
Because the hardware changes from EVT to DVT, the CPLD firmware
reallocated the IOEXP pin mapping in DVT version.
I will add more description into the commit message in the next version.
>
> I'm also interested in some discussion of the coordination between CPLD
> firmware, the devicetree and the BMC userspace configuration. This
> change feels pretty painful.
I am not from the CPLD firmware team, I only know our CPLD team was
redesigning the entire struct which causes the huge changes of IOEXP
pins.
This is probably a different topic, I am curious about is it possible
to assign the linename in userspace?
In OpenBMC, there are many services that depend on GPIO linename, it
will be more flexible if I can assign the linename before service
starts.
Thanks,
Potin
>
> Andrew
More information about the Linux-aspeed
mailing list