[PATCH 2/3 v2] dt: tegra20: Add ehci host controller nodes.
achew at nvidia.com
achew at nvidia.com
Thu Jul 21 05:38:09 EST 2011
From: Andrew Chew <achew at nvidia.com>
These values were derived from various headers in arch/arm/mach-tegra.
Signed-off-by: Andrew Chew <achew at nvidia.com>
---
arch/arm/boot/dts/tegra20.dtsi | 43 ++++++++++++++++++++++++++++++++++++++++
1 files changed, 43 insertions(+), 0 deletions(-)
diff --git a/arch/arm/boot/dts/tegra20.dtsi b/arch/arm/boot/dts/tegra20.dtsi
index 83fedf3..d4ab1ab 100644
--- a/arch/arm/boot/dts/tegra20.dtsi
+++ b/arch/arm/boot/dts/tegra20.dtsi
@@ -160,5 +160,48 @@
interrupts = < 63 >;
status = "disabled";
};
+
+ ehci at c5000000 {
+ compatible = "nvidia,tegra20-ehci";
+ reg = <0xc5000000 0x4000>;
+ interrupts = < 52 >;
+ mode = "host";
+ power_down_on_bus_suspend = < 1 >;
+ type = "utmi";
+ hssync_start_delay = < 9 >;
+ idle_wait_delay = < 17 >;
+ elastic_limit = < 16 >;
+ term_range_adj = < 6 >;
+ xcvr_setup = < 9 >;
+ xcvr_lsfslew = < 1 >;
+ xcvr_lsrslew = < 1 >;
+ };
+
+ ehci at c5004000 {
+ compatible = "nvidia,tegra20-ehci";
+ reg = <0xc5004000 0x4000>;
+ interrupts = < 53 >;
+ mode = "host";
+ power_down_on_bus_suspend = < 1 >;
+ type = "ulpi";
+ reset_gpio = < 169 >;
+ clk = "cdev2";
+ };
+
+ ehci at c5008000 {
+ compatible = "nvidia,tegra20-ehci";
+ reg = <0xc5008000 0x4000>;
+ interrupts = < 129 >;
+ mode = "host";
+ power_down_on_bus_suspend = < 1 >;
+ type = "utmi";
+ hssync_start_delay = < 9 >;
+ idle_wait_delay = < 17 >;
+ elastic_limit = < 16 >;
+ term_range_adj = < 6 >;
+ xcvr_setup = < 9 >;
+ xcvr_lsfslew = < 2 >;
+ xcvr_lsrslew = < 2 >;
+ };
};
--
1.7.6
More information about the devicetree-discuss
mailing list