[Skiboot] [PATCH 10/16] phb4: Only set one bit in nfir
Michael Neuling
mikey at neuling.org
Wed Jul 12 12:06:49 AEST 2017
The MPIPL procedure says to only set bit 26 when forcing the PEC into
freeze mode. Currently we set bits 24-27.
This changes the code to follow spec and only set bit 26.
Signed-off-by: Michael Neuling <mikey at neuling.org>
---
hw/phb4.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/phb4.c b/hw/phb4.c
index c54d3cd4c8..81cb2826e3 100644
--- a/hw/phb4.c
+++ b/hw/phb4.c
@@ -2405,7 +2405,7 @@ static int64_t phb4_creset(struct pci_slot *slot)
/* Force fence on the PHB to work around a non-existent PE */
if (!phb4_fenced(p))
xscom_write(p->chip_id, p->pe_stk_xscom + 0x2,
- 0x000000f000000000);
+ 0x0000002000000000);
/*
* Force use of ASB for register access until the PHB has
--
2.11.0
More information about the Skiboot
mailing list