[PATCH u-boot v2019.04-aspeed-openbmc v2] ARM: dts: aspeed: Add Ufispace NCPLite platform BMC
Jordan Chang
jordan.chang at ufispace.com
Thu Jan 5 21:48:53 AEDT 2023
Add initial device tree of Ufispace NCPLite platform which uses
AST2600-based BMC.
Signed-off-by: Jordan Chang <jordan.chang at ufispace.com>
---
arch/arm/dts/Makefile | 1 +
arch/arm/dts/ast2600-ncplite.dts | 148 +++++++++++++++++++++++++++++++
2 files changed, 149 insertions(+)
create mode 100644 arch/arm/dts/ast2600-ncplite.dts
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 6c34b83336..20957186b4 100755
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -687,6 +687,7 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
ast2600-dcscm.dtb \
ast2600-fpga.dtb \
ast2600-intel.dtb \
+ ast2600-ncplite.dtb \
ast2600-ncsi.dtb \
ast2600-p10bmc.dtb \
ast2600-pfr.dtb \
diff --git a/arch/arm/dts/ast2600-ncplite.dts b/arch/arm/dts/ast2600-ncplite.dts
new file mode 100644
index 0000000000..54ee177bfd
--- /dev/null
+++ b/arch/arm/dts/ast2600-ncplite.dts
@@ -0,0 +1,148 @@
+// SPDX-License-Identifier: GPL-2.0+
+// Copyright (c) 2022 Ufispace Co., Ltd.
+/dts-v1/;
+
+#include "ast2600-u-boot.dtsi"
+
+/ {
+ model = "Ufispace NCPLite BMC";
+ compatible = "ufispace,ncplite-bmc", "aspeed,ast2600";
+
+ memory {
+ device_type = "memory";
+ reg = <0x80000000 0x40000000>;
+ };
+
+ chosen {
+ stdout-path = &uart5;
+ };
+
+ aliases {
+ spi0 = &fmc;
+ };
+
+ cpus {
+ cpu at 0 {
+ clock-frequency = <800000000>;
+ };
+ cpu at 1 {
+ clock-frequency = <800000000>;
+ };
+ };
+};
+
+&uart5 {
+ u-boot,dm-pre-reloc;
+ status = "okay";
+};
+
+&sdrammc {
+ clock-frequency = <400000000>;
+};
+
+&wdt1 {
+ status = "okay";
+};
+
+&wdt2 {
+ status = "okay";
+};
+
+&mac2 {
+ status = "okay";
+ phy-mode = "NC-SI";
+ use-ncsi;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_rmii3_default &pinctrl_mac3link_default>;
+};
+
+&fmc {
+ status = "okay";
+
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_fmcquad_default>;
+
+ flash at 0 {
+ status = "okay";
+ spi-max-frequency = <50000000>;
+ spi-tx-bus-width = <1>;
+ spi-rx-bus-width = <1>;
+ };
+
+ flash at 1 {
+ status = "okay";
+ spi-max-frequency = <50000000>;
+ spi-tx-bus-width = <1>;
+ spi-rx-bus-width = <1>;
+ };
+};
+
+&i2c0 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c1_default>;
+};
+
+&i2c1 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c2_default>;
+};
+
+&i2c2 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c3_default>;
+};
+
+&i2c3 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c4_default>;
+};
+
+&i2c4 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c5_default>;
+};
+
+&i2c5 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c6_default>;
+};
+
+&i2c6 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c7_default>;
+};
+
+&i2c8 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c9_default>;
+};
+
+&i2c10 {
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c11_default>;
+};
+
+&scu {
+ mac2-clk-delay = <0x08 0x04
+ 0x08 0x04
+ 0x08 0x04>;
+};
+
+&hace {
+ u-boot,dm-pre-reloc;
+ status = "okay";
+};
+
+&acry {
+ u-boot,dm-pre-reloc;
+ status = "okay";
+};
--
2.39.0
--
******************************
This e-mail is confidential. If you are not
the intended recipient, you must not disclose, distribute or use the
information in it as this could be a breach of confidentiality.If you have
received this message in error, please advise us immediately by return
e-mail and delete the document. The address from which this message has
been sent is strictly for business mail only and the company reserves the
right to monitor the contents of communications and take action where and
when it is deemed necessary.
Thank you for your co-operation.
More information about the openbmc
mailing list