[PATCH] reset: Enable RESET_SIMPLE based on ARCH_WPCM450, not ARCH_NPCM
Jonathan Neuschäfer
j.neuschaefer at gmx.net
Sat Apr 15 20:59:45 AEST 2023
On Wed, Apr 12, 2023 at 09:19:13PM +0200, Jonathan Neuschäfer wrote:
> The reset-simple driver is used on Nuvoton WPCM450, but not on other
> chips of the WPCM/NPCM family.
>
> Narrow down the "default ARCH_..." line from ARCH_NPCM to ARCH_WPCM450,
> to avoid unnecessarily compiling reset-simple on these other chips.
>
> Reported-by: Tomer Maimon <tmaimon77 at gmail.com>
> Link: https://lore.kernel.org/lkml/CAP6Zq1hjbPpLMWST4cYyMQw_-jewFoSrudOC+FPP5qOxJz4=xw@mail.gmail.com/
> Signed-off-by: Jonathan Neuschäfer <j.neuschaefer at gmx.net>
> ---
Ah, sorry, please disregard.
This patch won't work as-is, because it depends on the WPCM450 clk
driver patch, that isn't applied yet. I'll fold it into that patch.
Jonathan
> drivers/reset/Kconfig | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig
> index 4b36cdc73576c..16e111d213560 100644
> --- a/drivers/reset/Kconfig
> +++ b/drivers/reset/Kconfig
> @@ -208,7 +208,7 @@ config RESET_SCMI
>
> config RESET_SIMPLE
> bool "Simple Reset Controller Driver" if COMPILE_TEST || EXPERT
> - default ARCH_ASPEED || ARCH_BCMBCA || ARCH_BITMAIN || ARCH_REALTEK || ARCH_STM32 || (ARCH_INTEL_SOCFPGA && ARM64) || ARCH_SUNXI || ARC || ARCH_NPCM
> + default ARCH_ASPEED || ARCH_BCMBCA || ARCH_BITMAIN || ARCH_REALTEK || ARCH_STM32 || (ARCH_INTEL_SOCFPGA && ARM64) || ARCH_SUNXI || ARC || ARCH_WPCM450
> depends on HAS_IOMEM
> help
> This enables a simple reset controller driver for reset lines that
> --
> 2.39.2
>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: not available
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20230415/122858e6/attachment.sig>
More information about the openbmc
mailing list