[PATCH v5 06/10] i2c: npcm: Correct register access width
Wolfram Sang
wsa at kernel.org
Sat May 21 15:53:09 AEST 2022
On Tue, May 17, 2022 at 06:11:38PM +0800, Tyrone Ting wrote:
> From: Tyrone Ting <kfting at nuvoton.com>
>
> The SMBnCTL3 register is 8-bit wide and the 32-bit access was always
> incorrect, but simply didn't cause a visible error on the 32-bit machine.
>
> On the 64-bit machine, the kernel message reports that ESR value is
> 0x96000021. Checking Arm Architecture Reference Manual Armv8 suggests that
> it's the alignment fault.
>
> SMBnCTL3's address is 0xE.
>
> Fixes: 56a1485b102e ("i2c: npcm7xx: Add Nuvoton NPCM I2C controller driver")
> Signed-off-by: Tyrone Ting <kfting at nuvoton.com>
> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer at gmx.net>
Applied to for-next, thanks!
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: not available
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20220521/4fe48d10/attachment.sig>
More information about the openbmc
mailing list