[PATCH u-boot v2019.04-aspeed-openbmc v3] ARM: dts: aspeed: add Qualcomm DC-SCM V1
Jae Hyun Yoo
quic_jaehyoo at quicinc.com
Thu Jun 9 06:35:07 AEST 2022
On 6/7/2022 7:28 AM, Jae Hyun Yoo wrote:
> From: Graeme Gregory <quic_ggregory at quicinc.com>
>
> Add initial version of device tree for Qualcomm DC-SCM V1 BMC which is
> equipped with Aspeed AST2600 BMC SoC.
>
> Signed-off-by: Graeme Gregory <quic_ggregory at quicinc.com>
> Signed-off-by: Jae Hyun Yoo <quic_jaehyoo at quicinc.com>
> ---
> Changes in v3:
> * Dropped compatible string of flash memory - Joel / Cedric
> * Dropped I2C pinctrl settings - Joel
>
> Changes in v2:
> * Changed vendor name from Nuvia to Qualcomm.
>
> arch/arm/dts/Makefile | 1 +
> arch/arm/dts/ast2600-qcom-dc-scm-v1.dts | 172 ++++++++++++++++++++++++
> 2 files changed, 173 insertions(+)
> create mode 100644 arch/arm/dts/ast2600-qcom-dc-scm-v1.dts
>
> diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
> index 8f876a0aa0d7..952c3d776adc 100755
> --- a/arch/arm/dts/Makefile
> +++ b/arch/arm/dts/Makefile
> @@ -687,6 +687,7 @@ dtb-$(CONFIG_ARCH_ASPEED) += \
> ast2600-ncsi.dtb \
> ast2600-p10bmc.dtb \
> ast2600-pfr.dtb \
> + ast2600-qcom-dc-scm-v1.dts \
Please hold it off. It should have s/dts/dtb/
Will submit v4.
Thanks,
Jae
[...]
More information about the openbmc
mailing list