Chassis power on/off

[AKASH G J]

How BMC is powering on/off the host CPU?  Whether it is interrupting the
host CPU directly for that or BMC will communicate through CPLD for
powering on/off host CPU?

Please someone share what process happens when BMC get command to power
on/off host CPU.

Thanks in advance.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20190317/e1608c7d/attachment.htm>