[PATCH] mtd: spi-nor: fix options for mx66l51235f

Alexander Amelkin a.amelkin at yadro.com
Mon Aug 27 21:24:40 AEST 2018


27.08.2018 13:33, Marek Vasut wrote:
> On 08/20/2018 12:26 PM, Alexander Amelkin wrote:
>> Currently in spi-nor driver there is a line for mx66l51235l.
>> According to Macronix site, there is no such part number. The chip
>> detected as such is actually mx66l51235f. Hence, this commit renames
>> the chip.
> I wonder if this could pose a problem, since this might interfere with
> the DT being an ABI. But I guess fixing the name is OK.
Well, as far as I understand, in the DT you'll only have "compatible=jedec,spi-nor" for most cases.
Anyway, I did `grep -r mx66l41235 arch/*/boot/dts` and found nothing, so I guess it's safe to rename.

>> According to the datasheet for mx66l51235f, "The device default is in
>> 24-bit address mode" (section 9-10). Having option SPI_NOR_4B_OPCODES
>> makes the code act as if the device was already in 4B mode and didn't
>> need the EN4B command. That prevents this chip from functioning on
>> systems where the boot loader left the chip in 3B mode (e.g. if the
>> chip wasn't used during the boot process).
>>
>> Hence, this commit removes the SPI_NOR_4B_OPCODES option for
>> mx66l51235f (added previously by commit d342b6a973af).
> Could it be there are two variants of the chip, one which supports the
> 4B opcodes and one which does not ? Wouldn't be the first time I saw
> this. If this chip supports the SFDP tables, you can check those.
I was unable to find another variant of the chip. There is only one specified in the datasheet:
http://www.macronix.com/Lists/Datasheet/Attachments/7401/MX66L51235F,%203V,%20512Mb,%20v1.1.pdf
and it says that the device supports both 3B and 4B modes, but defaults to 3B (24-bit) mode.

Most probably, Roman Yeryomin, the author of commit d342b6a973af, was fighting post-effects of u-boot or some other boot loader that set his chip to 4B mode before jumping to Linux kernel.
It is hard to say for sure, though, as neither his patch itself, nor his post to the mailing list contained any rationale for the change.

It is for sure though that for OpenPOWER systems using this chip as PNOR (BIOS flash in x86 terms), commit d342b6a973af broke host booting.

With best regards,
Alexander.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: OpenPGP digital signature
URL: <http://lists.ozlabs.org/pipermail/openbmc/attachments/20180827/09cf1e36/attachment.sig>


More information about the openbmc mailing list