[PATCH linux 4/4] Add Infineon and Intersil regulators to the device tree
Xo Wang
xow at google.com
Tue Jul 11 10:43:01 AEST 2017
From: Maxim Sloyko <maxims at google.com>
Signed-off-by: Maxim Sloyko <maxims at google.com>
Signed-off-by: Robert Lippert <rlippert at google.com>
---
arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts | 61 +++++++++++++++++++++++++++---
1 file changed, 56 insertions(+), 5 deletions(-)
diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts b/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
index c6200153a065..bffc0d0a2516 100644
--- a/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
+++ b/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
@@ -274,6 +274,32 @@
reg = <0x10>;
};
};
+
+ };
+
+ vrm at 64 {
+ compatible = "intersil,isl68137";
+ reg = <0x64>;
+ };
+
+ vrm at 40 {
+ compatible = "intersil,isl68137";
+ reg = <0x40>;
+ };
+
+ vrm at 60 {
+ compatible = "intersil,isl68137";
+ reg = <0x60>;
+ };
+
+ vrm at 43 {
+ compatible = "infineon,ir38064";
+ reg = <0x43>;
+ };
+
+ vrm at 41 {
+ compatible = "intersil,isl68137";
+ reg = <0x41>;
};
/* Master selector PCA9541A @70h (other master: CPU0)
@@ -289,18 +315,43 @@
/* CPU0 VR ISL68137 0.7V, 0.96V PMBUS @64h */
/* CPU0 VR ISL68137 1.2V CH03 PMBUS @40h */
/* CPU0 VR ISL68137 0.8V PMBUS @60h */
- /* CPU0 VR 1.0V IR38064 I2C @11h, PMBUS @41h */
+ /* CPU0 VR 1.0V IR38064 I2C @11h, PMBUS @43h */
/* CPU0 VR ISL68137 1.2V CH47 PMBUS @41h */
};
&i2c8 {
status = "okay";
- /* CPU1 VR ISL68137 0.7V, 0.96V PMBUS @65h */
- /* CPU1 VR ISL68137 1.2V CH03 PMBUS @44h */
- /* CPU1 VR ISL68137 0.8V PMBUS @61h */
+ vrm at 64 {
+ compatible = "intersil,isl68137";
+ reg = <0x64>;
+ };
+
+ vrm at 40 {
+ compatible = "intersil,isl68137";
+ reg = <0x40>;
+ };
+
+ vrm at 41 {
+ compatible = "intersil,isl68137";
+ reg = <0x41>;
+ };
+
+ vrm at 42 {
+ compatible = "infineon,ir38064";
+ reg = <0x42>;
+ };
+
+ vrm at 60 {
+ compatible = "intersil,isl68137";
+ reg = <0x60>;
+ };
+
+ /* CPU1 VR ISL68137 0.7V, 0.96V PMBUS @64h */
+ /* CPU1 VR ISL68137 1.2V CH03 PMBUS @40h */
+ /* CPU1 VR ISL68137 1.2V CH47 PMBUS @41h */
/* CPU1 VR 1.0V IR38064 I2C @12h, PMBUS @42h */
- /* CPU0 VR ISL68137 1.2V CH47 PMBUS @45h */
+ /* CPU1 VR ISL68137 0.8V PMBUS @60h */
};
--
2.13.2.725.g09c95d1e9-goog
More information about the openbmc
mailing list