[PATCH linux v2 3/3] devicetree : Add support in Zaius platform for 4 PWM output ports
Jaghathiswari Rankappagounder Natarajan
jaghu at google.com
Wed Nov 9 13:11:45 AEDT 2016
Zaius has four fans. Add support for four PWM output ports in Zaius.
v2:
- make the pwmX entries children of the pwm_controller entry.
Signed-off-by: Jaghathiswari Rankappagounder Natarajan <jaghu at google.com>
---
arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts | 43 ++++++++++++++++++++++++++++++
1 file changed, 43 insertions(+)
diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts b/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
index 4c4754b..5ba8fed 100644
--- a/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
+++ b/arch/arm/boot/dts/aspeed-bmc-opp-zaius.dts
@@ -58,6 +58,49 @@
};
};
};
+
+ pwm: pwm-controller at 1e786000 {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x1E786000 0x78>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
+ &pinctrl_pwm2_default &pinctrl_pwm3_default>;
+ compatible = "aspeed,ast2500-pwm";
+ clock_enable = /bits/ 8 <0x01>;
+ clock_source = /bits/ 8 <0x00>;
+ typem_pwm_clock = <1 5 0 95>;
+ typen_pwm_clock = <0 0 0 0>;
+ typeo_pwm_clock = <0 0 0 0>;
+
+ pwm_port0 {
+ pwm_port = /bits/ 8 <0x00>;
+ pwm_enable = /bits/ 8 <0x01>;
+ pwm_type = /bits/ 8 <0x00>;
+ pwm_duty_cycle_percent = /bits/ 8 <0x64>;
+ };
+
+ pwm_port1 {
+ pwm_port = /bits/ 8 <0x01>;
+ pwm_enable = /bits/ 8 <0x01>;
+ pwm_type = /bits/ 8 <0x00>;
+ pwm_duty_cycle_percent = /bits/ 8 <0x64>;
+ };
+
+ pwm_port2 {
+ pwm_port = /bits/ 8 <0x02>;
+ pwm_enable = /bits/ 8 <0x01>;
+ pwm_type = /bits/ 8 <0x00>;
+ pwm_duty_cycle_percent = /bits/ 8 <0x64>;
+ };
+
+ pwm_port3 {
+ pwm_port = /bits/ 8 <0x03>;
+ pwm_enable = /bits/ 8 <0x01>;
+ pwm_type = /bits/ 8 <0x00>;
+ pwm_duty_cycle_percent = /bits/ 8 <0x64>;
+ };
+ };
};
&uart5 {
--
2.8.0.rc3.226.g39d4020
More information about the openbmc
mailing list