PPC440SPe: generating PCIe INTx

[kannappan]

Hello All,
 
I would like to know how to generate PCIe INTx interrupt from Legacy
PCIe EP in PPC440SPe.
 
Also, please clarify,
Page 741 of the user manual (PPC440SPe_UM2014_V1_26.pdf) write
Assert_INTx message to INT_ADDR[61:63].
Page 739, table 27-9, mentions, Assert_INTA by writing to Outbound GBIF
write channel 9, A[52:59]=0x20.
 
Whether the INT_ADDR is any addresses BAR3 / POM3 address?
What is the Assert_INTx value to be written to INT_ADDR[61:63]?  How do
I correlate with the message code values given in PCI express system
architecture?
 
The message codes given in PCI express system architecture is as follows
 

INTx Messages
Message Code

Assert_INTA
0010 0000

Assert_INTB
0010 0001

Assert_INTC
0010 0010

Assert_INTD
0010 0011

Deassert_INTA
0010 0100

Deassert_INTB
0010 0101

Deassert_INTC
0010 0110

Deassert_INTD
0010 0111
 
 
Regards,
Kans.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://ozlabs.org/pipermail/linuxppc-embedded/attachments/20080116/f00575ca/attachment.htm