2.6 Kernel , Xilinx Virtex and PPC 405 On chip memory controllers ( DSOCM and ISOCM )

[Mohammad Sadegh Sadri]

what about the cache?
Does the current kernel use the cache efficiently?



----------------------------------------
> Date: Tue, 24 Apr 2007 07:55:48 -0600
> From: grant.likely at secretlab.ca
> To: mamsadegh at hotmail.com
> Subject: Re: 2.6 Kernel , Xilinx Virtex and PPC 405 On chip memory controllers ( DSOCM and ISOCM )
> CC: linuxppc-embedded at ozlabs.org
> 
> On 4/24/07, Mohammad Sadegh Sadri  wrote:
> >
> > suppose that in my base system I have included 8kbytes of memory for DS OCM and 8K for IS OCM,
> > I have generated the proper xparameters.h and copied it into kernel
> >
> > Now I want to know if kernel will use this portion of memory during it's operation?
> > Does this increase performance?
> 
> No, it won't use that memory as general purpose RAM.  You can make use
> of it in device drivers (ie. for DMA space), but you'll need to write
> the code to support it.
> 
> Cheers,
> g.
> 
> -- 
> Grant Likely, B.Sc. P.Eng.
> Secret Lab Technologies Ltd.
> grant.likely at secretlab.ca
> (403) 399-0195

_________________________________________________________________
Connect to the next generation of MSN Messenger 
http://imagine-msn.com/messenger/launch80/default.aspx?locale=en-us&source=wlmailtagline