Setting I&D cache enable in the same mtspr instruction

Assaf Hoffman hoffman at marvell.com
Mon May 29 20:59:14 EST 2006


Hi,
Attached...

-----Original Message-----
From: Mark A. Greer [mailto:mgreer at mvista.com] 
Sent: Wednesday, May 24, 2006 1:35 AM
To: Assaf Hoffman
Cc: Mark A. Greer; linuxppc-embedded at ozlabs.org; Rita Shtern; Ronen
Shitrit
Subject: Re: Setting I&D cache enable in the same mtspr instruction

On Tue, May 23, 2006 at 12:55:46PM +0300, Assaf Hoffman wrote:
> Attached.
> Thanks.

Er, how about a *patch* place inline (as in, not as an attachment).

Thanks,

Mark
-------------- next part --------------
A non-text attachment was scrubbed...
Name: cpu_setup_6xx.patch
Type: application/octet-stream
Size: 827 bytes
Desc: cpu_setup_6xx.patch
Url : http://ozlabs.org/pipermail/linuxppc-embedded/attachments/20060529/2ee2c98c/attachment.obj 


More information about the Linuxppc-embedded mailing list