405 MII-PHY communication problem (was: Re: PPC405gp enet Soft Reset)
Stefan Roese
stefan.roese at esd-electronics.com
Thu Feb 14 02:15:50 EST 2002
David,
just to let you know:
We have PPC405GP Rev D & Rev E running @ 198 MHz with Intel LXT971LE @
address 0, and seem to have none of your described problem:
=> mii info
PHY 0x00: OUI = 0x04DE, Model = 0x0E, Rev = 0x01, 100baseT, FDX
read err 3
a2: read: EMAC_STACR=0xffffc023, i=3
read err 3
a2: read: EMAC_STACR=0xffffc043, i=3
read err 3
etc...
Stefan Roese
** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/
More information about the Linuxppc-embedded
mailing list