[PATCH v7 1/2] arm64: dts: Add the arasan mmc nodes in apm-storm.dtsi
Suman Tripathi
stripathi at apm.com
Thu Jun 11 04:26:20 AEST 2015
Hi Arnd and all
On Mon, May 18, 2015 at 12:34 PM, Suman Tripathi <stripathi at apm.com> wrote:
> Hi Arnd,
>
> On Wed, May 13, 2015 at 5:21 PM, Suman Tripathi <stripathi at apm.com> wrote:
>> This patch adds the arasan mmc nodes to reuse the of-arasan
>> driver for APM X-Gene SoC.
>>
>> Signed-off-by: Suman Tripathi <stripathi at apm.com>
>> ---
>> ---
>> arch/arm64/boot/dts/apm/apm-mustang.dts | 4 +++
>> arch/arm64/boot/dts/apm/apm-storm.dtsi | 43 +++++++++++++++++++++++++++++++++
>> 2 files changed, 47 insertions(+)
>>
>> diff --git a/arch/arm64/boot/dts/apm/apm-mustang.dts b/arch/arm64/boot/dts/apm/apm-mustang.dts
>> index 83578e7..7a3ea72 100644
>> --- a/arch/arm64/boot/dts/apm/apm-mustang.dts
>> +++ b/arch/arm64/boot/dts/apm/apm-mustang.dts
>> @@ -52,3 +52,7 @@
>> &xgenet {
>> status = "ok";
>> };
>> +
>> +&mmc0 {
>> + status = "ok";
>> +};
>> diff --git a/arch/arm64/boot/dts/apm/apm-storm.dtsi b/arch/arm64/boot/dts/apm/apm-storm.dtsi
>> index c8d3e0e..8e03ecd 100644
>> --- a/arch/arm64/boot/dts/apm/apm-storm.dtsi
>> +++ b/arch/arm64/boot/dts/apm/apm-storm.dtsi
>> @@ -145,6 +145,40 @@
>> clock-output-names = "socplldiv2";
>> };
>>
>> + ahbclk: ahbclk at 1f2ac000 {
>> + compatible = "apm,xgene-device-clock";
>> + #clock-cells = <1>;
>> + clocks = <&socplldiv2 0>;
>> + reg = <0x0 0x1f2ac000 0x0 0x1000
>> + 0x0 0x17000000 0x0 0x2000>;
>> + reg-names = "csr-reg", "div-reg";
>> + csr-offset = <0x0>;
>> + csr-mask = <0x1>;
>> + enable-offset = <0x8>;
>> + enable-mask = <0x1>;
>> + divider-offset = <0x164>;
>> + divider-width = <0x5>;
>> + divider-shift = <0x0>;
>> + clock-output-names = "ahbclk";
>> + };
>> +
>> + sdioclk: sdioclk at 1f2ac000 {
>> + compatible = "apm,xgene-device-clock";
>> + #clock-cells = <1>;
>> + clocks = <&socplldiv2 0>;
>> + reg = <0x0 0x1f2ac000 0x0 0x1000
>> + 0x0 0x17000000 0x0 0x2000>;
>> + reg-names = "csr-reg", "div-reg";
>> + csr-offset = <0x0>;
>> + csr-mask = <0x2>;
>> + enable-offset = <0x8>;
>> + enable-mask = <0x2>;
>> + divider-offset = <0x178>;
>> + divider-width = <0x8>;
>> + divider-shift = <0x0>;
>> + clock-output-names = "sdioclk";
>> + };
>> +
>> qmlclk: qmlclk {
>> compatible = "apm,xgene-device-clock";
>> #clock-cells = <1>;
>> @@ -533,6 +567,15 @@
>> interrupts = <0x0 0x4f 0x4>;
>> };
>>
>> + mmc0: mmc at 1c000000 {
>> + compatible = "arasan,sdhci-4.9a";
>> + reg = <0x0 0x1c000000 0x0 0x100>;
>> + interrupts = <0x0 0x49 0x4>;
>> + dma-coherent;
>> + clock-names = "clk_xin", "clk_ahb";
>> + clocks = <&sdioclk 0>, <&ahbclk 0>;
>> + };
>> +
>> phy1: phy at 1f21a000 {
>> compatible = "apm,xgene-phy";
>> reg = <0x0 0x1f21a000 0x0 0x100>;
>> --
>> 1.8.2.1
>>
>
> Can you review this ?
Sorry to bother on this again . Can you review it ?
>
>
> --
> Thanks,
> with regards,
> Suman Tripathi
--
Thanks,
with regards,
Suman Tripathi
More information about the Linuxppc-dev
mailing list