[PATCH 00/13] powerpc: Backport 8xx TLB to 2.4
Joakim.Tjernlund at transmode.se
Tue Jan 11 08:37:46 EST 2011
This is a backport from 2.6 which I did to overcome 8xx CPU
bugs. 8xx does not update the DAR register when taking a TLB
error caused by dcbX and icbi insns which makes it very
tricky to use these insns. Also the dcbst wrongly sets the
the store bit when faulting into DTLB error.
A few more bugs very found during development.
I know 2.4 is in strict maintenance mode and 8xx is obsolete
but as it is still in use I wanted 8xx to age with grace.
Joakim Tjernlund (13):
8xx: Use a macro to simpliy CPU6 errata code.
8xx: Tag DAR with 0x00f0 to catch buggy instructions.
8xx: invalidate non present TLBs
8xx: Fix CONFIG_PIN_TLB
8xx: Update TLB asm so it behaves as linux mm expects.
8xx: Always pin kernel instruction TLB
8xx: Fixup DAR from buggy dcbX instructions.
8xx: CPU6 errata make DTLB error too big to fit.
8xx: Add missing Guarded setting in DTLB Error.
8xx: Restore _PAGE_WRITETHRU
8xx: start using dcbX instructions in various copy routines
8xx: Optimize ITLBMiss handler.
8xx: Optimize TLB Miss handlers
arch/ppc/kernel/head_8xx.S | 364 ++++++++++++++++++++++++++++++--------------
arch/ppc/kernel/misc.S | 18 ---
arch/ppc/lib/string.S | 17 --
arch/ppc/mm/fault.c | 8 +-
include/asm-ppc/pgtable.h | 16 +-
5 files changed, 266 insertions(+), 157 deletions(-)
More information about the Linuxppc-dev