[PATCH 0/8] 8xx: Misc fixes for buggy insn
    Scott Wood 
    scottwood at freescale.com
       
    Wed Nov 11 03:55:28 EST 2009
    
    
  
Scott Wood wrote:
> Joakim Tjernlund wrote:
>> Why does not pinning interact well with CPU15? If pinned, you never get
>> a TLB miss for kernel text so that should mitigate the CPU15 problem.
> 
> The nature of the workaround for CPU15 is that we can't keep it pinned 
> -- we have to take an ITLB miss on every page boundary crossing.  If you 
> try to pin, it'll just be invalidated by the workaround.
Except that the invalidation only happens when you take an ITLB miss on 
an adjacent page, which means we'd likely never get CPU15 protection for 
kernel code if pinning is enabled. :-(
-Scott
    
    
More information about the Linuxppc-dev
mailing list