Hello Josh, Have you had a chance to look at this patch. > On Arches, SGMII0 Rx/Tx on CPU0 is wired to SGMII0 Tx/Rx on CPU1. > Add GPCS as a phy type to allow for this. Regards, Victor Gallardo