[PATCH] Workaround for 745x data corruption bug

[Adrian Cox]

Recently released errata documents show a new bug in all 745x family
processors. This can cause data corruption when memory is mapped
non-coherent and one of these conditions is true:
1) L2 hardware prefetch is enabled (as it is in Linux)
2) instructions and data are fetched from the same or adjacent cache
lines.

The attached patch adds a workaround, by setting CPU_FTR_NEED_COHERENT
on all 745x processors.

The bug is 7447A errata #16, 7457 errata #26, 7455 errata #33, 7450
errata #69.

Signed-off-by: Adrian Cox <adrian at humboldt.co.uk>

- Adrian Cox
Humboldt Solutions Ltd.


-------------- next part --------------
A non-text attachment was scrubbed...
Name: coherent.patch
Type: text/x-patch
Size: 3070 bytes
Desc: 
URL: <http://lists.ozlabs.org/pipermail/linuxppc-dev/attachments/20040731/39ee4360/attachment.bin>