Patch: PCI resource fixup for atyfb (was: Re: xf 4.0.1 + ati driver with rage II/rage pro)

[William Blew]

Just to give you another testing point, I tried your patch on my beige
G3/266 workstation (rev 2 with the 3D rage pro). My setup is the latest
(as of 1 hour ago) pmac-stable rsync (says its 2.2.17) launched via BootX,
from the MacOS 9.0.4

I started the console with atyfb, mode 17, color 32. The FBDev X server
(v3.3.6-11.2) started fine, with the latest utah-glx (pseudo DMA as real
DMA is still broken in utah-glx) also working well. Checking utah-glx is
useful as it accesses the MMIO mapped registers (particularly the 3D
engine's registers) as returned by /dev/fb0's fixed screen info IOCTL.

As the X server's mode is 1280x1024-61 (at 15 bpp) and the console was
running 1024x768-75 (at 32 bpp) this included a color depth mode switch.

Anyway, the conclusion: it didn't break my (utterly normal except for
utah-glx) setup.

FYI, my lspci -vv output is attached.

PS: I second the motion on the fixing of atyfb's depth switching.
--
William Blew, wblew at home.com
Gamer by Choice, Geek by Birth
-------------- next part --------------
00:00.0 Host bridge: Motorola MPC106 [Grackle] (rev 40)
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR-
	Latency: 0 set, cache line size 08

00:10.0 Class ff00: Apple Computer Inc. Heathrow Mac I/O (rev 01)
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr- Stepping- SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 32 set, cache line size 08
	Region 0: Memory at f3000000 (32-bit, non-prefetchable)

00:12.0 VGA compatible controller: ATI Technologies Inc 3D Rage Pro 215GP (rev 5c) (prog-if 00 [VGA])
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping+ SERR- FastB2B-
	Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
	Latency: 8 min, 32 set, cache line size 08
	Interrupt: pin A routed to IRQ 22
	Region 0: Memory at 81000000 (32-bit, non-prefetchable)
	Region 1: I/O ports at 0c00 [disabled]
	Region 2: Memory at 80800000 (32-bit, non-prefetchable)