[PATCH v2 2/2] clk: ast2600: Add RMII RCLK gates for all four MACs

Stephen Boyd sboyd at kernel.org
Sat Nov 9 03:48:53 AEDT 2019

Quoting Andrew Jeffery (2019-10-09 19:07:25)
> RCLK is a fixed 50MHz clock derived from HPLL/HCLK that is described by a
> single gate for each MAC.
> Signed-off-by: Andrew Jeffery <andrew at aj.id.au>
> ---

Applied to clk-next

More information about the Linux-aspeed mailing list