[patch 3/8] genirq: generic chip: Handle separate mask registers

Thomas Gleixner tglx at linutronix.de
Tue May 7 00:30:21 EST 2013

Previous message: [patch 0/8] genirq: Support for irq domains in generic irq chip - V2
Next message: [patch 4/8] genirq: generic chip: Cache per irq bit mask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An embedded and charset-unspecified text was scrubbed...
Name: genirq-handle-separate-mask-registers.patch
URL: <http://lists.ozlabs.org/pipermail/devicetree-discuss/attachments/20130506/5d841737/attachment.ksh>

Previous message: [patch 0/8] genirq: Support for irq domains in generic irq chip - V2
Next message: [patch 4/8] genirq: generic chip: Cache per irq bit mask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the devicetree-discuss mailing list