[RFC PATCH v2 07/13] ARM: mach-omap2: cpus/cpu nodes dts updates
Lorenzo Pieralisi
lorenzo.pieralisi at arm.com
Tue Apr 23 01:27:29 EST 2013
This patch updates the in-kernel dts files according to the latest cpus
and cpu bindings updates for ARM.
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi at arm.com>
---
arch/arm/boot/dts/omap3.dtsi | 4 ++++
arch/arm/boot/dts/omap4.dtsi | 5 +++++
arch/arm/boot/dts/omap5.dtsi | 5 +++++
3 files changed, 14 insertions(+)
diff --git a/arch/arm/boot/dts/omap3.dtsi b/arch/arm/boot/dts/omap3.dtsi
index 1acc261..b4e2b8d 100644
--- a/arch/arm/boot/dts/omap3.dtsi
+++ b/arch/arm/boot/dts/omap3.dtsi
@@ -21,8 +21,12 @@
};
cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
cpu at 0 {
compatible = "arm,cortex-a8";
+ reg = <0x0>;
};
};
diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index 739bb79..9c5f7c2 100644
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -28,13 +28,18 @@
};
cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
cpu at 0 {
compatible = "arm,cortex-a9";
next-level-cache = <&L2>;
+ reg = <0x0>;
};
cpu at 1 {
compatible = "arm,cortex-a9";
next-level-cache = <&L2>;
+ reg = <0x1>;
};
};
diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi
index 790bb2a..d2106b6 100644
--- a/arch/arm/boot/dts/omap5.dtsi
+++ b/arch/arm/boot/dts/omap5.dtsi
@@ -31,8 +31,12 @@
};
cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
cpu at 0 {
compatible = "arm,cortex-a15";
+ reg = <0x0>;
timer {
compatible = "arm,armv7-timer";
/* 14th PPI IRQ, active low level-sensitive */
@@ -42,6 +46,7 @@
};
cpu at 1 {
compatible = "arm,cortex-a15";
+ reg = <0x1>;
timer {
compatible = "arm,armv7-timer";
/* 14th PPI IRQ, active low level-sensitive */
--
1.7.12
More information about the devicetree-discuss
mailing list