<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<META NAME="Generator" CONTENT="MS Exchange Server version 6.5.7653.38">
<TITLE>RE: AW: PowerPC PCI DMA issues (prefetch/coherency?)</TITLE>
</HEAD>
<BODY>
<!-- Converted from text/plain format -->
<P><FONT SIZE=2>> Stefan Roese wrote:<BR>
> Correct. IIRC, some PATA driver as Pravin already mentioned.<BR>
<BR>
> Cheers,<BR>
> Stefan<BR>
<BR>
Thanks Stefan. The whole intention of the patch/hack (or whatever one might call it :) ) was to avoid rogue drivers from setting pci_cache_line_size to non-zero value even though the underlying hardware doesn't support MRM calls. Nonetheless this approach works only if the drivers use the kernel API for PCI config space access provided by the powerpc platform driver.<BR>
<BR>
Regards,<BR>
Pravin<BR>
<BR>
<BR>
On Friday 11 September 2009 07:17:50 Benjamin Herrenschmidt wrote:<BR>
> On Fri, 2009-09-11 at 07:12 +0200, Stefan Roese wrote:<BR>
> > It's already there. See commit:<BR>
> ><BR>
> > 5ce4b59653b2c2053cd9a011918ac1e4747f24cc<BR>
> ><BR>
> > powerpc/4xx: Workaround for PPC440EPx/GRx PCI_28 Errata<BR>
><BR>
> Ok, that's another way to do it. Will catch nasty drivers who<BR>
> try to write directly rather than clear pci_cache_line_size I suppose...<BR>
<BR>
<BR>
<BR>
</FONT>
</P>
</BODY>
</HTML>