<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta content="text/html;charset=ISO-8859-1" http-equiv="Content-Type">
</head>
<body bgcolor="#ffffff" text="#000000">
Grant Likely schrieb:
<blockquote
cite="mid:fa686aa40803180921l654d6336udd285cf13e4138b5@mail.gmail.com"
type="cite">
<pre wrap="">On Tue, Mar 18, 2008 at 9:14 AM, Andre Schwarz
<a class="moz-txt-link-rfc2396E" href="mailto:andre.schwarz@matrix-vision.de"><andre.schwarz@matrix-vision.de></a> wrote:
</pre>
<blockquote type="cite">
<pre wrap=""> I've read some discussions about the "interrupt-map" attribute of the pci
node. I tried to follow Ben and David in their explanations - obviously I
didn't really get it.
Looks like there are a lot of people outside who need some enlightenment
... including me, of course.
Maybe you can clarify this ?
Taken from motionpro.dts ...
</pre>
</blockquote>
<pre wrap=""><!---->
First, you also need to look at interrupt-map-mask to interpret these
values; from motionpro.dts:
interrupt-map-mask = <f800 0 0 7>;
which is applied to the unit interrupt specifier to figure out how to
map onto the interrupt controller. The /size/ of this field is
obtained by adding #address-cells with #interrupt-cells. (3+1=4).
'f8' refers to the upper 5 bits of the interrupt identifier which is a
number from 0-31 which relates to the IDSEL line as you guessed. The
'7' covers the lower 3 bits of the interrupt specifier which can be 1,
2, 3 or 4.
The 120 bits in the middle are irrelevant, so interrupt-map-mask
leaves them as zeros.
</pre>
</blockquote>
<br>
ok.<br>
<blockquote
cite="mid:fa686aa40803180921l654d6336udd285cf13e4138b5@mail.gmail.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap=""> interrupt-map = <c000 0 0 1 &mpc5200_pic 0 0 3 // 1st slot
c000 0 0 2 &mpc5200_pic 1 1 3
c000 0 0 3 &mpc5200_pic 1 2 3
c000 0 0 4 &mpc5200_pic 1 3 3
c800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
c800 0 0 2 &mpc5200_pic 1 2 3
c800 0 0 3 &mpc5200_pic 1 3 3
c800 0 0 4 &mpc5200_pic 0 0 3>;
First parameter seems to be the slot number, i.e. IDSEL line of the PCI
device.
How is this value coded ? Are these the bits 15..11 of the configuration
address ?
</pre>
</blockquote>
<pre wrap=""><!---->
I don't remember how this is encoded. On the lite5200, idsel is wired
to d0 and d1 for slots 1 and 2 respectively, yet these values suggest
slots 24 and 25. I'll need to look at this again later.
</pre>
</blockquote>
"pci info" from u-boot shows both devices (e1000 NIC + FPGA)<br>
00 0a 4d56 1000 ff00 03 -> bus "0" , slot "0a", "irq
3"<br>
00 0b 8086 1078 0200 02 -> bus "0" , slot "0b", "irq 2"<br>
<br>
IDSEL mapping of MPC5200 is "0b0_1011" for slot 0xb and "0b0_1010" for
slot 0xa.<br>
Using those 5 bits <<= 3 for the first cell gives "5800" and
"5000"<br>
<br>
<blockquote
cite="mid:fa686aa40803180921l654d6336udd285cf13e4138b5@mail.gmail.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap=""> 2nd + 3rd paramter : no clue ! can you explain ?
</pre>
</blockquote>
<pre wrap=""><!---->
first 3 cells are the unit address and is #address-cells large. Only
the first cell contains real data.
</pre>
</blockquote>
ok.<br>
<blockquote
cite="mid:fa686aa40803180921l654d6336udd285cf13e4138b5@mail.gmail.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap=""> 4th : seem to be INT_A ... _D of a PCI device. Usually a device uses only
INT_A. Do we need 4 entries in any case ?
</pre>
</blockquote>
<pre wrap=""><!---->
you only need entries for irq lines that are wired up. If your board
does not wire up _B, _C and _D, then don't have an entry for them.
However, if they are wired up then you should describe them.
</pre>
</blockquote>
ok. I only have INT_A.<br>
<blockquote
cite="mid:fa686aa40803180921l654d6336udd285cf13e4138b5@mail.gmail.com"
type="cite">
<pre wrap=""></pre>
<blockquote type="cite">
<pre wrap=""> 5th : ok - parent pic
</pre>
</blockquote>
<pre wrap=""><!---->
Correct.
</pre>
<blockquote type="cite">
<pre wrap=""> 6th ... 8th : IRQ representation of the parent pic, which gives :
6th : 0=CRIT for irq0 pin, 1=MAIN for irq1..3 pins
7th : irq number. 1 for the irq0 pin inside CRIT level. irq1..3 have
number 1..3 inside MAIN level.
8th : should be 3 = "level low" which is default for PCI.
</pre>
</blockquote>
<pre wrap=""><!---->
Correct.
There is also some good information here:
<a class="moz-txt-link-freetext" href="http://playground.sun.com/1275/practice/imap/imap0_9d.pdf">http://playground.sun.com/1275/practice/imap/imap0_9d.pdf</a>
Cheers,
g.
</pre>
</blockquote>
using the following "interrupt-map" give me two working PCI devices
with working interrupts ... :-)<br>
<br>
interrupt-map = <5800 0 0 1 &mpc5200_pic 1 2 3 // e1000<br>
5000 0 0 1 &mpc5200_pic 1 3 3>;//
FPGA<br>
<br>
<br>
Thanks for your explanations !<br>
<br>
<br>
regards,<br>
Andre<br>
<br>
<BR>
MATRIX VISION GmbH, Talstraße 16, DE-71570 Oppenweiler - Registergericht: Amtsgericht Stuttgart, HRB 271090
Geschäftsführer: Gerhard Thullner, Werner Armingeon, Uwe Furtner
<BR>
</body>
</html>