<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<META NAME="Generator" CONTENT="MS Exchange Server version 6.5.7652.24">
<TITLE>RE: Problems with PCI on 8280</TITLE>
</HEAD>
<BODY>
<!-- Converted from text/plain format -->
<P><FONT SIZE=2>>From: Scott Wood<BR>
>Are you using cuImage, or a regular uImage with a device-tree-aware u-boot<BR>
<BR>
cuImage for now.<BR>
<BR>
>If the former, try commenting out the call to fixup_pci() in<BR>
>arch/powerpc/boot/cuboot-pq2.c and let me know if that changes anything.<BR>
<BR>
Did that, That made our PCI bus fail completely<BR>
<BR>
Looking in fixup_pci, I see it sets up one outbound window to the size of prefechable and non-prefetcabe memory<BR>
and anoter one to the size of the IO.<BR>
<BR>
We have our PCI set up to ONE 512MB outbound range doing all three.<BR>
(I can see where you'd save on mem usage by doing two)<BR>
<BR>
I do see a bug tho.<BR>
In our case prefetch is 256MB, memio is 128MB.<BR>
the calculation for outbound wiondow 1 sets the size to ~(pref+mmio-1). That only works if the resulting size is a power of 2.<BR>
<BR>
If we comment out the rewrite of the outbound windows, we get PCI to work.<BR>
But since our u-boot sets everything up correctly (Including prefecable memory) we should not need this? or is it rewriting the device tree in some way?<BR>
<BR>
<BR>
<BR>
</FONT>
</P>
</BODY>
</HTML>